[jhmorris3486]

Hello,

I have a question: what is a clock period delay and how is it implemented in a integrated circuit? I am new to designing I.C.'s and would like to know how it's implemented. Any help is appreciated. Thanks

Jason

[urmod4u]

Are you designing IC's? You surely don't do this on your own. Normally, your employer has the required documentation.
***
A clock period delay is implemented with delay-lines. Usually an RC circuit - which can be on the chip itself, but it can also be external (a real physical wire of a specific length will do the job too). You need a lot of mathematical skills to design this.
***
Clock period delays are needed to keep all logic elements synchronized. As the slowest circuits cannot be accelerated, the fastests are slowed down - with delays.